I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to:

Assistant Commissioner for Patents
Washington, D.C. 20231

On July 12, 2001

TOWNSEND and TOWNSEND and CREW LLP

By: [signature]

PATENT
Attorney Docket No.: 015114-045720US
Client Reference No.: A211-D1-C1

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Srinivas Reddy et al.

Application No.: 09/832,685

Filed: April 10, 2001

For: TRISTATE STRUCTURES FOR PROGRAMMABLE LOGIC DEVICES

Art Unit: 2819

Examiner: D. Chang

PRELIMINARY AMENDMENT

Box Preliminary Amendment
Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Prior to examination of the above-referenced application, please enter the following amendments and remarks.

IN THE CLAIMS:

Please cancel claims 1-10 without prejudice. Please enter the following new claims 11-54.

11. (New) A programmable logic integrated circuit comprising:

a plurality of logic elements, programmably configurable to implement logic functions; and

a tristate device coupled to at least one logic element, wherein the tristate device comprises:

a data input;